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Synthesis of High-Quality Vertically Aligned Carbon
Nanotubes on Bulk Copper Substrate
for Thermal Management
Wei Lin, Rongwei Zhang, Kyoung-Sik Moon, and C. P. Wong, Fellow, IEEE
Abstract—Vertically aligned carbon nanotubes (VACNTs)
grown on bulk copper substrate are of great importance for
real-life commercial applications of carbon nanotubes (CNTs)
as thermal interface materials in microelectronic packaging.
However, their reproducible syntheses have been a great challenge
so far. In this study, by introducing a well-controlled conformal
   support layer on the bulk copper substrate by atomic layer
deposition, we reproducibly synthesized VACNTs of good align-
ment and high quality on the copper substrate. The alignment and
the quality were characterized by scanning electron microscope,
transmission electron microscope, and Raman spectroscopy. The
key roles of the conformal    support layer by atomic layer
deposition are discussed. This progress may provide a real-life
VACNT application for thermal management.
Index Terms—Carbon nanotube, chemical vapor deposition
(CVD), thermal interface materials.
I. INTRODUCTION
C ARBON nanotubes (CNTs) have attracted extensiveattention due to their outstanding electrical, thermal,
and mechanical properties, and their wide range of potential
applications [1]–[6]. One promising application of CNTs in
microelectronic packaging is to use vertically aligned carbon
nanotubes (VACNTs) as thermal interface materials (TIMs) to
enhance heat dissipation [7]–[13]. For a typical VACNT TIM
assembly, a VACNT layer is synthesized on a typical growth
substrate such as silicon and then brought into contact with
a mating substrate by, for example, compression force [7],
[10], [12], solder anchoring [14], or chemical bonding [15].
Although VACNT synthesis on silicon as the growth substrate
has been widely investigated, direct synthesis of a VACNT
layer on the backside of a silicon device is not compatible
with a current front-end semiconductor fabrication process
due to the high temperature (typically ) required for
VACNT syntheses via chemical vapor deposition (CVD). Thus,
a silicon substrate is not the growth substrate of choice for
real-life VACNT TIM applications; instead, VACNT synthesis
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Fig. 1. Conceptual illustration of the vertically aligned carbon nanotubes
grown on a copper lid surface as TIM for heat dissipation in microelectronic
packaging.
on a bulk copper substrate, i.e., a copper lid, is preferred [16],
[17], as briefly illustrated in Fig. 1. A few papers have reported
VACNT syntheses on various metal substrates, however, the
direct VACNT synthesis on a bulk copper substrate is still a
great challenge [18]–[25]. Wang et al. developed a process
to grow VACNTs on a copper foil surface by water-vapor-as-
sisted CVD [26]. However, the quality and the structure of the
“VACNTs” on copper were not described clearly. Recently, Yin
et al. reported growing multiwalled CNTs on an oxygen-free
copper substrate, however, with a poor CNT alignment [27].
Implementation of VACNTs grown on copper for thermal man-
agement was reported by Fisher’s research group [7], [10]. A
trilayered catalyst structure (6-nm Ni/10-nm Al/30-nm Ti) de-
posited on a copper substrate/foil was used to grow VACNTs by
a microwave plasma CVD process. Nevertheless, the VACNTs
in these two references exhibited different average diameters,
diameter distributions and CNT coverage on the growth sub-
strates, even though the same synthetic conditions were used.
It has turned out that high reproducibility of VACNT growth
on bulk copper substrates is still quite challenging. Besides,
fundamental understanding of the roles of the support layers
underneath the catalyst layer during the VACNT synthesis
on copper is still not clear. Thus, a reproducible process of
synthesizing high-quality VACNTs on bulk copper substrates,
coupled with its fundamental understanding, is urgently needed.
In this paper, we report a remarkable progress on fast synthesis
of high-quality VACNTs on bulk copper substrates through a
common thermal CVD process.
II. EXPERIMENTAL
Copper plates cm were purchased from Speedy
Metals Inc. Copper substrates as received were designated
as nonpolished copper in this work and had an average
roughness and a peak-to-valley
height . Well-polished copper had a
1521-3323/$26.00 © 2010 IEEE
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and a . and
values were measured on a profilometer (Tencor KLA, P15 OF).
Copper substrates were cleaned with acetone and isopropanol
sequentially, and dried in nitrogen (Airgas) at room tempera-
ture. A thin layer of was used as a support layer on the
copper substrate for VACNT synthesis. In order to study the
influence of the quality of the support layer on VACNT
synthesis, two different approaches of deposition were
studied and compared. deposited by e-beam evaporation
was conducted at a vacuum of Torr,
with a deposition rate of 0.4–0.5 Å/s. Atomic layer deposition
(ALD) of layers were carried out using
(trimethyl aluminum, TMA, Sigma-Aldrich) and distilled
water alternatively entrained in nitrogen (Airgas) carrier flow.
Exposure time in the TMA and the water vapors was 10 s each.
The chamber pressure and the chamber temperature were kept
at Torr and 250 , respectively. A thin layer of iron was
chosen as the catalyst for CNT synthesis. E-beam evaporation
of the iron catalyst (3–3.5 nm) on top of an support
layer was conducted in a vacuum of
Torr, with a deposition rate of 0.1–0.2 Å/s. For the sake of com-
parison, VACNTs were also synthesized on silicon and surface
oxidized silicon substrates with an support layer and
a Fe catalyst layer. Surface oxidation of the silicon substrates
was carried out in a three-zone furnace using a conventional
wet oxidization process.
CVD synthesis of VACNTs was carried out at 750 , with
the gas flow rate ratio as: stan-
dard cubic centimeter per minute. A trace amount of water was
introduced into the chamber for accelerating CNT growth and
simultaneously removing surface amorphous carbon [28]. Scan-
ning electron microscope (SEM) images were obtained with
a JEOL 1530 equipped with a thermally assisted field emis-
sion gun operating at 10 keV. Transmission electron micro-
scope (TEM) images were captured in JEOL 4000EX. CNT
Raman spectra were collected on top of the VACNT layers on a
CRM-200 confocal Raman microscope (Witec, Inc). The excita-
tion laser was an argon-ion laser with a wavelength of 514.5 nm.
Atomic force microscopy was performed in a Dimension 3100
from Veeco Instruments operating in a taping mode in air.
III. RESULTS AND DISCUSSION
Here we have synthesized VACNTs on various substrates,
including copper plates (well-polished and non-polished), bare
silicon wafers and surface-oxidized silicon wafers. Experi-
mental results are briefly listed in Table I. We have observed
and summarized three important phenomena: 1) a thin
support layer (5–20 nm) deposited by e-beam evaporation
fails to grow VACNTs on either well-polished or non-polished
copper substrates; 2) ALD, compared with e-beam evapora-
tion, is a much better approach of making an efficient
support layer on the copper substrates for VACNT growth; 3)
an ultra-thin layer (5 nm) deposited by ALD is efficient
for VACNT growth on a surface-oxidized silicon substrate but
it is ineffective on a bare silicon substrate. The quality of the
support layer and its actual thickness are the key points
that account for the different results and they all depend on
TABLE I
BRIEF SUMMARY OF THE EXPERIMENTAL RESULTS OF VACNT SYNTHESES ON
VARIOUS SUBSTRATES WITH VARIED    DEPOSITION METHODS
the deposition method and the surface roughness of the
growth substrate.
a) The average VACNT array thickness after 20-min growth
on a 1-cm substrate under the same CVD conditions.
b) An uniform VACNT array could not be made.
A. Discontinuity of the Support Layer By E-Beam
Evaporation
support layers of 10–15 nm thick have been used to
accelerate VACNT growth due to their ability to decompose
hydrocarbons and the interfacial interactions between
and iron nanoparticles during the CVD syntheses of VACNTs
[29]–[31]. Generally, the literature describe the conditions for
the formation of an deposit layer on a target substrate by
e-beam evaporation; however, the continuity of the deposit has
rarely been mentioned. During an e-beam evaporation process,
a continuous deposit layer forms on a substrate surface through
nucleation and growth steps. At an early stage of deposition, het-
erogeneous nucleation may become rate controlling. This nucle-
ation mechanism leads to isolated aggregates of condensate on
the substrate when the deposit layer is thin [32]. This discon-
tinuity is briefly discussed by de los Arcos et al. [33]. In fact,
the discontinuity of the deposit is the right reason why a thin
layer of gold deposit on a bare silicon surface by e-beam evapo-
ration was recently employed to selectively etch silicon wafers
[34]. In our study, for the deposition on the commercial
copper substrate, the poor wetting of on copper together
with the surface roughness and impurity of the copper substrate
assists the heterogeneous nucleation and makes a thin
deposit discontinuous. A continuous deposit forms only when
the growing layer thickens enough for the aggregate to impinge
on each other [32]. Therefore, when the deposit layer
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Fig. 2. Illustrations of an ineffective support layer on a copper or a silicon sur-
face during a CVD process.
is too thin to become continuous, isolated nanoaggregates are
formed [33], [35]. In this case, the bottom copper surface is par-
tially exposed to the top iron catalyst and/or the carbon source
at the inter-grain voids during the CVD process, as illustrated in
Fig. 2(a), and the VACNT synthesis fails. Fig. 3(a) and (b) shows
the surface status of a nonpolished copper substrate (with 30 nm
and 3.5 nm Fe deposited by sequential e-beam evapora-
tion) after the CVD process of CNT synthesis.
There are at least two reasons that account for the synthesis
failure. First, copper deactivates the CNT growth. Pure copper
does not catalyze decomposition of hydrocarbons as the interac-
tion of the hydrocarbons with the copper surface does not lead
to the rupture of the carbon-carbon bonds [36]. Additionally,
solubility of carbon in solid copper is extremely low [37], [38].
Thus, when the copper surface is exposed to the top iron par-
ticles during the CVD process, the local copper-rich catalyst
composition is capable of decomposing hydrocarbons, however,
without giving rise to ordered graphitic structures [36], [39].
Second, iron diffuses into copper when the iron particles are in
contact with the copper surface at the intergrain voids [32]. Iron
is known to tend to diffuse into a bare silicon substrate (diffu-
sion coefficient cm s at 1000 K) and to form chem-
ical compound with silicon. Such diffusion makes the VACNT
growth directly on a bare silicon substrate almost impossible
in the absence of a surface oxidation layer as the barrier layer
due to depletion or intoxication of the iron catalyst [40]–[43].
Cao et al. [40] found that there was no detectable CNT growth
on the silicon substrate when the surface oxidation layer was
thinner than 6 nm because the thin porous oxidation layer was
not effective in hindering iron diffusion into and reaction with
the bottom silicon substrate. In our study, a thin deposit
by e-beam evaporation is discontinuous and analogous to the
thin porous silicon oxide in [43], as illustrated in Fig. 2(b). It is
seen in Table I that a 5-nm-thick deposited by e-beam
evaporation is not an effective support layer on a bare silicon
wafer. Similarly, iron can easily diffuse into the copper substrate
at the intergrain voids within the layer as well. The dif-
fusion coefficient of iron in single-crystalline copper is higher
Fig. 3. SEM images of the surface status, (a) and (b), of a nonpolished copper
substrate after VACNT synthesis failure and the side views, (c) and (d), of the
VACNTs grown on a nonpolished copper substrate. The copper substrate in (a)
and (b) was deposited with 30 nm   and 3.5 nm iron by sequential e-beam
evaporation; the copper substrate in (c) and (d) was deposited with 20 nm  
by ALD and 3 nm iron by e-beam evaporation sequentially. (e) and (f): TEM
images of the CNTs in (c) and (d).
than cm s at 1000 K, at least three orders of magnitude
higher than that in silicon dioxide cm s [44], [45].
Moreover, it is expected that the polycrystalline copper that has
been used in this study will experience rapid iron diffusion into
the copper due to enhanced grain boundary diffusion rates and
a concentration of iron at the grain boundaries.
A question arises as “how do we know whether a deposit layer
is too thin to be continuous?” A 30-nm-thick deposited
by e-beam evaporation is expected to be thick enough to be an
effective support layer on the copper substrates; however, it fails
on the nonpolished copper substrates. Since the thickness during
e-beam evaporation is monitored by quartz crystal microbalance
and calculated automatically with regard to a smooth surface
like a polished silicon surface, surface roughness of the copper
substrates plays a key role in determining the actual thickness
of the deposit layer. As such, an increased surface roughness
increases surface area and, consequently, reduces the actual de-
posit thickness. In this sense, a 30-nm-thick layer on a
nonpolished copper substrate may still be too “thin;” while a
smoother copper surface should make a difference. In Table I,
we see that a 30-nm-thick layer is able to grow VACNTs
on the well-polished copper, although the growth rate is small.
We believe that the surface roughness probably accounts for the
aforementioned poor reproducibility of the VACNT syntheses
on copper substrates reported in the literature.
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Fig. 4. Illustrations of an effective support layer on copper or silicon dioxide
during a CVD process.
B. Dense Conformal Support Layer Deposited by ALD
Based on the discussion above, we postulate that a dense con-
formal support layer on the bulk copper substrate would
be able to realize a reproducible CVD synthesis of VACNTs on
copper substrates. To demonstrate this, we used ALD to prepare
a well-controlled layer on a copper substrate. In compar-
ison with e-beam evaporation, ALD, also known as atomic layer
epitaxy, is a special modification of CVD with the capability of
producing films with excellent conformality and precisely con-
trolled thicknesses [46], [47]. In this study, ALD was carried out
at 250 , with and deionized water as the precur-
sors. This process generates a uniform continuous support layer
[47], [48] resulting in highly efficient VACNT synthesis on a
copper substrate, as illustrated in Fig. 4(a). Furthermore, unlike
the thickness monitoring during e-beam evaporation, the thick-
ness of the layer deposited by ALD is accurate and in-
sensitive to the surface roughness of copper substrates, as such,
it guarantees a reproducible VACNT synthesis. It is shown in
Table I that a relatively thin support layer on both of the copper
surface, i.e., 10-nm- and 15-nm-thick on the polished
and the nonpolished copper substrates, respectively, is able to
support the VACNT growth. A thinner layer, i.e., 5 nm,
is not effective while a thicker layer, i.e., 20 nm, results
in a much higher VACNT growth rate. Fig. 3(c) and (d) shows a
VACNT layer grown on a nonpolished copper sub-
strate with a 20-nm-thick layer deposited by ALD and a
3-nm-thick iron layer deposited by e-beam evaporation. A high
density and a good alignment of CNTs are observed.
Additionally, in Table I, we have noticed that even when the
support layer deposited by ALD is continuous, there is a lower
limit on its effective thickness; a thicker support layer is more
effective. This thickness-dependent growth of VACNTs
on the copper and the silicon substrates is consistent with the
results reported in [43], where it was reported a monotonic in-
crease of CNT growth rate with increasing surface oxide thick-
ness on a silicon substrate. A probable reason is the cracking
Fig. 5. Raman spectra of the VACNTs grown on     (a) and on copper (b).
of a relatively thin layer and coarsening of the aggre-
gates at high temperatures resulting in intergrain voids within
the ALD deposit. In comparison, for VACNT growth on the sur-
face-oxidized silicon wafers, an ultrathin (2.5–5 nm) support
layer deposited by ALD is efficient. In this case, the surface
layer (350 nm thick) serves as the main barrier layer, as
illustrated in Fig. 4(b). Raman spectra of the VACNTs grown
on the surface-oxidized silicon wafers and those on the copper
substrates are shown in Fig. 5, indicating comparable VACNT
qualities on both substrates, consistent with the TEM results in
Fig. 3(e) and (f).
IV. SUPPLEMENTAL INFORMATION ON AFM
CHARACTERIZATIONS
The surface of a 5-nm-thick layer on a bare silicon
wafer surface prepared by e-beam evaporation is smooth, with a
root-mean-square roughness of 0.196 nm, as shown in Fig. 6(a).
Based on the nucleation-growth mechanism discussed above,
the surface is expected to show lots of island-like features. How-
ever, the features are much smaller than the probe tip used and
result in the large number of repeating patterns (artifacts) in the
image. After a surface heat treatment for 1 h at 750 in Ar
and , the size of the surface features grew, as is clearly ob-
served in Fig. 6(b). In comparison, the surface of an equally
thick layer formed by ALD is even smoother and contin-
uous [Fig. 6(c)]. Its root-mean-square roughness is only 0.155
nm, which is much smaller than that formed by e-beam evapo-
ration. With the same heat treatment as above, the surface of the
ALD-prepared layer retained its smoothness, showing
features much smaller than the size of the probe tip (the artifacts
in Fig. 6(d). Although there might be some difference between
“discontinuity” and “surface roughness,” we believe that for a
5-nm-thick coating, a higher surface roughness reflects discon-
tinuity.
V. CONCLUSION
In summary, based on the fundamental understanding of
e-beam evaporation, atomic layer deposition, VACNT growth
mechanism during a CVD process, the surface roughness of the
copper substrates and, copper–iron and copper–hydrocarbon
interactions during the VACNT synthesis, we have realized
a highly reproducible synthesis of VACNT TIMs on bulk
copper substrates by a common CVD process. The synthesized
VACNTs display good alignment and high quality. Overall,
implementation of VACNTs as TIMs is complicated and still
has a long way to go. The innovative work presented in this
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Fig. 6. AFM images of (a) a pristine 5-nm-thick   layer on a bare silicon
wafer surface by e-beam evaporation. (b) 5-nm-thick   layer on a bare sil-
icon wafer surface by e-beam evaporation after heat treatment for 1 h at 750 
in Ar and  . (c) Pristine 5-nm-thick    layer on a bare silicon wafer sur-
face by ALD. (d) A 5-nm-thick    layer on a bare silicon wafer surface by
ALD after heat treatment for 1 h at 750  in Ar and  .
paper aims at addressing the issue of VACNT synthesis on
heat spreaders and pushing VACNT TIMs a step forward
toward their potential commercial applications. More efforts
are needed to increase CNT packing density on the growth
substrate while maintaining the high flexibility of the CNT
array, which requires further improvement of CNT quality and
purity, and also the capability of finely tuning CNT diameter. A
second issue, which is also the main challenge of CNT applica-
tions in many fields, is the anchoring and transport properties
at the interface between the CNTs and the mating substrate,
i.e., the backside of a silicon chip. To address this issue, a
proper interface design based on fundamental understanding of
interfacial phenomenon is needed [17].
Note Added in Proof
Recently, the technique presented in this paper has been
extended to synthesizing high-quality VACNTs on various bulk
materials, such as silicon nitride, silicon carbide, aluminum
oxide, aluminum nitride, stainless steel, etc. A provisional
patent application for GTRC ID No. 4853 entitled “Fast growth
of high-quality vertically aligned Carbon nanotubes on various
substrates for applications as thermal interface materials” has
been officially filed. By the time the manuscript was accepted,
with optimized CVD process, the authors have been able to
synthesize around 2-mm-thick VACNT arrays on bulk copper
substrates.
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